



AN IMPROVED HIGH-POWER AC/DC CONVERTER FOR DDISTRIBUTED POWER GENERATORS

#¹E.RAVISHANKAR, M.Tech Student,

#²G.GANESH, Associate Professor,

Dept of EEE,

MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY, KARIMNAGAR, T.S.,INDIA.

ABSTRACT: Single-Stage transformer less AC/DC converter received much attention in the universal line application. In this work, the design and development of a high step down transformer less single stage single switch ac/dc converter suitable for universal line applications (90–270 Vrms) is discussed. Here for experimental set up we obtain 19V output by giving 100V as input. Important feature of this topology is that it uses Direct power transfer scheme. The advantage of this topology is that it uses single switch for power factor correction and voltage regulation. The converter utilizes a buck converter as a PFC cell and buck-boost converter as a DC/DC cell. The absence of transformer reduces the component count, size and cost of the converter. This paper introduces a new transformer less dc–ac converter with the feature that it produces an instantaneous output voltage higher or lower than the input dc voltage. The topology consists of two switching cells, well known dynamic response, does not have transformer or power conversion stage that saves us mass, losses, and volume of a transformer. The merits of step up/step down dc-ac converter includes operational reliability, reduced size of components and there by acquiring less mass for the whole converter. The advantages of buck-boost dc-ac converter when switching cells are used instead of a transformer, is also introduced. Current control takes the advantage of circuit protection from disturbance (fault). This technique can provide fast dynamic response, robust Performance. The current control of step up/step down dc-ac converter is easy to implement and provides high accuracy.

Key Words- AC/DC, PFC, Integrated buck-buck- boost converter, THD.

I. INTRODUCTION

AC/DC converters are mainly single stage and two stage converters. An ac to dc converter is an integral part of any power supply unit used in all the electronic equipments .Also, it is used as an interface between utility and most of the power electronic equipments. These electronic equipments form a major part of load on the utility. Generally, to convert line frequency ac to dc, a line frequency diode bridge rectifier is used. To reduce the ripple in the dc output voltage, a large filter capacitor is used at the rectifier output. But due to this large capacitor, the current drawn by this converter is peaky in nature. This input current is rich in low order harmonics. Also, as power electronics equipments are increasingly being used in power conversion, they inject low order harmonics into the utility. Due to the presence of these harmonics, the total harmonic distortion is high and the input power factor is poor. Due to problems associated with low power factor and harmonics, utilities will enforce harmonic standards and guidelines which will limit the amount of current distortion allowed into the utility and thus the simple diode rectifiers may not in use. So, there is a need to achieve rectification at close to unity power factor and low input current distortion. Initially, power factor correction schemes have been implemented mainly for heavy industrial loads like induction motors,

induction heating furnaces etc., which forms a major part of lagging power factor load. However, the trend is changing as electronic equipments are increasingly being used in everyday life nowadays. Hence, PFC is becoming an important aspect even for low power application electronic equipments. As for single-stage approach (SS), it is a very attractive solution in low power application as two power stages (PFC cell and DC-DC cell) are combined in sharing common switching devices, storage elements and control loop leading to reduced size and cost of converter, also enhancing conversion efficiency. Lately, there were numerous of single stage circuits reported [2-7]. For the sake of circuit simplicity, most PFC cells in SS AC/DC converter are a boost cell for which the output voltage is always greater than the input voltage. At high line application, therefore, this output voltage usually exceeds 450V causing high voltage stress on bulk capacitor and switching devices. It has been reported that this intermediate bus voltage can easily exceed 1000V [3],[4],[7] leading to very limited and costly selection of switching devices and storage capacitor. A single stage approach combines the PFC stage and DC-DC converters to provide a less complex and compact solution. A single power stage circuit is formed by integrating a boost PFC converter with a two-switch clamped flyback isolated converter [5].The current stress of

the main power switch is reduced due to separated conduction period of the two source currents flowing through the power switch. In this paper, an integrated buck-buck-boost (IBuBuBo) converter with low output voltage is proposed. The converter formed by two converters namely, a buck converter as a PFC cell and a buck-boost converter as a DC/DC cell. It is able to reduce the bus voltage below the line input voltage effectively. In addition, by sharing voltages between the intermediate bus and output capacitors, further reduction of the bus voltage can be achieved. So a transformer is not needed to obtain the low output voltage. Thus the converter is able to achieve:

- 1.Low intermediate bus and output voltages in the absence of transformer
2. Simple control structure with a single-switch
3. Positive output voltage
4. High conversion efficiency due to part of input power is processed once and
5. Input surge current protection because of series connection of input source and switch.

Buck-Buck-Boost (BuBuBo) converter circuit configuration and principle of operation is presented in Section II. Operation principle of controller circuit is presented in section III. Simulation result of buck buck-boost converter is given in section IV. Finally conclusion is stated in section V.

The converter features with zero-current switching to reduce the switching loss. However, without the intermediate storage, the converter cannot provide hold-up time and presents substantial low-frequency ripples on its output voltage. Besides, the duty cycle of the converter for high-line input application is very narrow, i.e., < 10%. This greatly increases the difficulty in its implementation due to the minimum on-time of pulse-width-modulation (PWM) IC and rise/fall time of MOSFET. In this paper, an integrated buck-buck-boost converter with low output voltage is proposed. The converter utilizes a buck converter as a PFC cell.




Fig 1: Proposed dc/dc Converter

The figure 1 shows the proposed converter, which consists of the merging of a buck PFC cell (L_1 , S_1 , D_1 , C_1 , and C_2) and a buck-boost dc/dc cell (L_2 , S_2 , D_2 , C_3 , and C_4) is shown. Moreover, both cells are operated in discontinuous conduction mode (DCM) so there is no

currents in both inductors L_1 and L_2 at the beginning of each switching cycle t_0 . Due to the characteristic of buck PFC cell, there are two operating modes in the circuit.

II. OPERATION PRINCIPLE AND CONTROL OF CONVERTER

Transformer less buck-boost inverter is formed by connecting two switching cells. Circuit diagram of the converter is shown in Fig.2. Note that by referring to Fig.1, This structure consists of an input voltage source V_i , a high frequency filter formed by L_f and C_f , a load resistance R_0 , and two switching cells, whose elements are S_1 , D_1 , C_1 , S_2 , D_2 , and L_1 and S_3 , D_3 , C_2 , S_4 , D_4 , and L_2 , respectively. When S_1 , S_4 are turned on then L_1 starts charging, L_2 starts discharging, C_2 starts charging, C_1 starts discharging. When S_2 , S_3 are turned on L_1 starts discharging, C_1 starts charging, L_2 starts charging, C_2 starts discharging.




Fig.2. Transformer less buck-boost inverter

III. CURRENT CONTROL

In this paper, a current control method is used for controlling the transformer less buck-boost dc-ac converter. When a low impedance fault is applied to the network, the inverter output voltage will reduce. Then the outer voltage controller will increase the current reference to the inner controller in an attempt to maintain the system voltage. If the increase in current reference is above the maximum current which is allowed for the inverter. Then this current control will activate. This paper discusses a new control technique. This control has two control loops an outer voltage control loop and an inner current control loop. The output of the voltage control loop is the input of the current control loop. An advantage of this approach is that it can be adopted to control both single and three phase micro grids. In the Inner current control loop, the measured inverter current $i_o(t)$ is compared with the set value $i_{L^*}(t)$ of this current. Then the current error is given to a proportional-integral (PI) controller. It is an excellent method to eliminate the disturbance (fault), as well as voltage regulation. The output current has sensed. A reference current (desired current) has to be provided. If there is any overloading condition occurs then the increasing output current is controlled by using this current control technique. Then the

resultant is given to a linearization function for maintaining the duty ratio. According to the duty ratio the resulting switching signal is given to the gates of the switches S1-S4. Thus by using this technique the over current through the circuit can be eliminated and thereby ensured safety. In order to illustrate the equivalent circuits of the system, two cases were chosen. The first refers to the system operation with a duty cycle higher than 0.5, as shown in Fig. 2, and the second the system operates with a duty cycle lower than 0.5, as illustrated in Fig.3.




Fig 3. Equivalent circuit for duty cycle higher than 0.5




Fig.3. Equivalent circuits for duty cycle lower than 0.5

III. UNDER LIGHT LOAD

Switching loss of power semiconductors is the major cause of low efficiency of single-stage PFC converters under a light-load condition. Due to the dead angle of the input current of the buck PFC cell. It is possible to use this duration to turn OFF the PFC cell to reduce the switching loss of power semiconductors and the conduction loss of passive devices. next section hence explores the possibility of reducing the switching loss by different PWM patterns, while maintaining output voltage ($V_{oregulation}$ and dc-bus voltage (V_B) control. Note that it is common in single-stage PFC converters that the bus voltage cannot be regulated but only be controlled within a certain range due to the lack of an extra control device in the simplified converter structure; the power MOSFET can achieve only 1-D control which is the output voltage regulation. Here introduces a possible approach to turning OFF the PFC stage in single-switch S2PFC converters similar to that in the two-stage approach in [1] . The idea takes the advantages of

varying the input voltage and dead angle of input current characteristic of the ac/dc converter. The buck or buck derived PFC converter inherently has such characteristic as there are times during a line cycle when the input voltage is smaller than the output voltage and the PFC stage is effectively turned OFF.

IV. OPERATION PRINCIPLE OF CONTROLLER CIRCUIT

Here uses a concept similar to burst mode control [1],[2]. But instead of having a random pattern of pulses, the proposed light-load power management has deterministic patterns of pulses as described as follows. There are four distinctive PWM patterns to operate the single-stage buck-derived PFC converters under a light-load condition. In all cases, the output voltage is regulated by a voltage-mode controller

1. The first scheme (M1) does not use any specific switching pattern. The converter operates at fixed switching frequency and the duty cycle reduces when the load decreases. This scheme is used as a reference for comparison of the proposed power management schemes (M2 toM4).

2. The second scheme (M2) operates the converter in the zero crossing region of rectified input voltage where the buck PFC cell is inactive (i.e., Mode A). Note that the duration of Mode A is defined by the voltage conversion ratio and is given by $\arcsin([V_o + V_B] = V_{pk})$ according to Fig.2(b) . However, if operating in Mode A only, the dc-bus voltage will decrease to zero gradually as the charge is taken away from the bus capacitor by owing into the buck PFC cell in order to charge the bus capacitor. Therefore, in order to control the bus voltage, the converter will continue to operate and enter Mode B for a short duration so that the buck PFC cell is active. Hence, the bus capacitor can be recharged to maintain its voltage, but at a lower level.

3. The third scheme (M3) operates the converter around the peak input voltage only. Both buck PFC cell and buck boost dc/dc cell are in active states (i.e., ModeB). Apart from the output regulation, with this method, the dc-bus voltage is somehow controlled as charging and discharging of the bus capacitor occur simultaneously.

4. The fourth scheme (M4) combines the two schemes above; the converter operates at both the zero crossing and peak input voltage regions.

Unlike scheme M2, however, the converter will not operate just beyond the dead angle of input current except for the region around the peak input voltage duration. This method also allows for bus-voltage control and output voltage regulation. The schemes M2M4 define when the converter operates to generate the burst mode patterns. For every burst duration, fixed frequency PWM pulses are used. Practical implementation a logic circuit, as shown in Fig. 4,

is added to the PWM controller to implement the above three light load power management schemes.

The truth table of the logic circuit is shown in Fig. 4, where X denotes a don't-care option and C1 and C2 denote binary control variables. The light load operations (M2 to M4) will be enabled once RL det is at level high. The signal RL det is generated from the current sensing amplifier and the comparator as shown in Fig. 1. The output load current of RL is sensed via Rs. Once the current in Rs is below a pre-determined level (in this example was equivalent to 3W of output power), RL det will set to high and enable M2 to M4 light load operation schemes. The full logic function of the proposed three light load power management schemes can be summarized by the following Boolean equality:

$ENB = RL\ det + RL\ det(VB\ det \cdot VP\ det + VZ\ det)$ (1) where ENB determines when the PWM signal will be sent to the gate of MOSFET, VB det will go high when the bus voltage is lower than the pre-defined level, VP det will go high when peak input voltage is close, and VZ det will go high when the zero crossing region is near.




Fig.4: Logic circuit

V. ANALYSIS AND SIMULATION RESULTS

The performance of the proposed circuit is verified by using MATLAB/ Simulink. To achieve high performance of the converter for universal line operation in terms of low bus voltage (< 150V) and high power factor, the inductance ratio has to be optimized. The lower the bus voltage of the converter, lower voltage rating capacitor (150 V) can be used.

Simulation results

1. output power: 100 W
2. output voltage: 19 Vdc
3. power factor: > 96%
4. intermediate bus voltage: < 150V
5. line input voltage: 90–270 Vrms/50 Hz
6. switching frequency (fs): 20 kHz
7. modulation index =0.4






Fig 5:Simulation Diagram of Integrated Buck-Buck-Boost Converter.



(a)



(b)

Fig 6: (a) Input Voltage bB) Output Voltage

VI. CONCLUSION

New transformer less dc-ac converter based on buck-boost topology with two switching cells is presented in this paper. The advantages of step up/step down dc-ac converter includes system reliability, reduction of size of components and there by acquiring less mass for the whole converter. This dc-ac converter operates with the step-up/step-down feature without transformer. This peculiarity is provided by using two switching cells including two switches, diodes, one inductor, and capacitor on each leg of the inverter. The main advantage of the new inverter



topology is that it generates an ac output voltage larger than the dc input one, based on the duty cycle.

it is able to achieve bus voltage below 150V at all input and output conditions. So the converter able to achieve less bus voltage and output voltage without using any resonant converters, high step transformers etc. Thus unlike all the existing converters, Buck-Buck-Boost converters can reduce the component count and complexity in control. Reduced bus voltage reduces ,voltage rating of intermediate capacitor. By using Buck-Buck-Boost converter, it is able to achieve a power factor around 0.97.Thus the converter can meet IEC 61000-3-2 standard.

REFERENCES

- [1] R. O. Caceres and I. Barbi, "A boost DC-AC converter: analysis, design, and experimentation,"IEEE Trans. Power Electron., vol. 14, no. 1, pp. 134-141, Jan. 1999.
- [2] N. Vazquez, J. Villegas-Saucillo, C. Hernandez, E. Rodriguez, and J. Arau, "Two-stage uninterruptible power supply with high power factor,"IEEE Trans. Ind. Electron., vol. 55, no. 8, pp. 2954-2962, Aug. 2008.
- [3] N. Vazquez, J. Almazan, J. Alvarez, C. Aguilar, and J. Arau, "Analysis and experimental study of the buck, boost and buck-boost inverters," inProc. 30th Annu. IEEE Power Electron. Spec. Conf., 1999, vol. 2, pp. 801-806.
- [4] B. S. Prasad, S. Jain, and V. Agarwal, "Universal single-stage grid connected inverter,"IEEE Trans. Energy Convers., vol. 23, no. 1, pp. 128- 137, Mar. 2008.
- [5] M. Jang and V. G. Agelidis, "A minimum power-processing-stage fuel cell energy system based on a boost-inverter with a bidirectional backup battery storage,"IEEE Trans. Power Electron., vol. 26, no. 5, pp. 1568- 1577, May 2011.
- [6] M. Kaliamoorthy, R. M. Sekar, and I. G. C. Raj, "Solar powered single stage boost inverter with ANN based MPPT algorithm," inProc. IEEE Int. Conf. Commun. Control Comput. Technol., 2010, pp. 165-170.
- [7] H. Patel and V. Agarwal, "MPPT scheme for a PV-fed single-phase single stage grid-connected inverter operating in CCM with only one current sensor,"IEEE Trans. Energy Convers., vol. 24, no. 1, pp. 256-263, Mar. 2009.
- [8] F. Z. Peng, "Z-source inverter," IEEE Trans. Ind. Appl., vol. 39, no. 2, pp. 504, 510, Mar./Apr. 2003.
- [9] D. Vinnikov, I. Roasto, and T. Jalakas, "An improved high-power DC/DC converter for distributed power generation," in Proc. 10th Int. Conf. Elect. Power Quality Utilisation (EPQU), 2009, pp. 1-6.
- [10] K. Beer and B. Piepenbreier, "Properties and advantages of the quasi-Zsource inverter for DC-AC conversion for electric vehicle applications," Proc. Electr. Power Train Emobility, pp. 1-6, 2010.
- [11] A. Florescu, O. Stocklosa, M. Teodorescu, C. Radoi, D. A. Stoichescu, and S. Rosu, "The advantages, limitations and disadvantages of Zsource inverter," inProc. 2010 Int. Semicond. Conf. (CAS), Oct. 2010, vol. 2, pp.483, 486.
- [12] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phasegrid-connected inverters for photovoltaic modules,"IEEE Trans. Ind. Appl., vol. 41, no. 5, pp. 1292-1306, Sep./Oct. 2005.
- [13] A. S. Khlebnikov and S. A. Kharitonov, "Application of the Z-source converter for aircraft power generation systems," in Proc. 9th Int. Workshop Tuts Electr. Devices Mater. (EDM), 2008, pp. 211-215.
- [14] M. Calais, J. Myrzik, T. Spooner, and V. G. Agelidis, "Inverters for singlephase grid connected photovoltaic systems-an overview," inProc. IEEE 33rd Annu. Power Electron. Spec. Conf. (PESC'02), pp. 1995-2000 .
- [15] X. Yaosuo, C. Liuchen, K. Sren Baekhj, J. Bordeaux, and T. Shimizu, "Topologies of single-phase inverters for small distributed power generators: An overview,"IEEE Trans. Power Electron., vol. 19, pp. 1305- 1314, 2004.
- [16] W. Rong-Jong, W. Wen-Hung, and L. Chung-You, "High-performance stand-alone photovoltaic generation system,"IEEE Trans. Ind. Electron., vol. 55, pp. 240-250, 2008.